

AMENDMENTS TO THE CLAIMS:

Please amend the claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

1. (Currently Amended) ~~For use in a shared bus system comprising a plurality of bus devices capable of requesting access to a shared bus, a bus arbitrator operable to activate and de-activate tristate line drivers coupled to said shared bus, said~~ A bus arbitrator comprising:

an input circuit ~~capable of~~ receiving a first bus access request signal from a first ~~of said plurality of bus devices~~ bus device and a second bus access request signal from a second ~~of said plurality of bus devices~~ bus device, the input circuit ~~also capable of~~ outputting the second bus access request signal when the first bus access request signal is not enabled and blocking the second bus access request signal when the first bus access request signal is enabled, the input circuit associated with a first delay;

a delay circuit ~~capable of receiving said first bus access request signal and generating therefrom~~ a time-delayed first bus access request signal from the first bus access request signal; ~~the delay circuit also capable of receiving said second bus access request signal and generating therefrom~~ a time-delayed second bus access request signal from the second bus access request signal, the delay circuit associated with a second delay; and

a comparator circuit ~~capable of~~ generating a first line driver enable signal only if both ~~of said~~ the first bus access request signal and ~~said~~ the time-delayed first bus access request signal are enabled, ~~the comparator circuit also capable of~~ and generating a second line driver enable signal only if both ~~of said~~ the second bus access request signal and ~~said~~ the time-delayed second bus access request signal are enabled,

wherein the second delay delays low-to-high transitions in the first and second line driver enable signals by no more than one-half of a clock cycle of a clock signal, and wherein the first delay delays high-to-low transitions in the second line driver enable signal by an amount less than the second delay but does not delay high-to-low transitions in the first line driver enable signal.

2. (Currently Amended) The bus arbitrator as set forth in claim 1 wherein ~~said~~ the comparator circuit:

disables ~~said~~ the first line driver enable signal if either of ~~said~~ the first bus access request signal ~~and said~~ or the time-delayed first bus access request signal is disabled; and

disables ~~said~~ the second line driver enable signal if either of ~~said~~ the second bus access request signal ~~and said~~ or the time-delayed second bus access request signal is disabled.

3. (Currently Amended) The bus arbitrator as set forth in claim 2 wherein the second delay of ~~said~~ the delay circuit is greater than a maximum de-activation delay period associated with ~~said~~ tri-state line drivers on a shared bus.

4. (Currently Amended) The bus arbitrator as set forth in claim 3 wherein ~~said~~ the comparator circuit comprises:

a first AND gate having a first input ~~for~~ receiving ~~said~~ the first bus access request signal and a second input ~~for~~ receiving ~~said~~ the time-delayed first bus access request signal; and

a second AND gate having a first input ~~for~~ receiving ~~said~~ the second bus access request signal and a second input ~~for~~ receiving ~~said~~ the time-delayed second bus access request signal.

5. (Currently Amended) The bus arbitrator as set forth in claim 3 wherein ~~said~~ the delay circuit is an asynchronous delay circuit.

6. (Currently Amended) The bus arbitrator as set forth in claim 5 wherein ~~said~~ the delay circuit comprises:

a first set of an even number of inverters connected in series, wherein a first ~~of said inverters~~ inverter in the first set receives ~~said~~ the first bus access request signal and a last ~~of said inverters~~ inverter in the first set generates ~~said~~ the time-delayed first bus access request signal; and

a second set of an even number of inverters connected in series, wherein a first ~~of said inverters~~ inverter in the second set receives ~~said~~ the second bus access request signal and a last ~~of said inverters~~ inverter in the second set generates ~~said~~ the time-delayed second bus access request signal.

7. (Currently Amended) The bus arbitrator as set forth in claim 3 wherein ~~said~~ the delay circuit is a synchronous delay circuit.

8. (Currently Amended) The bus arbitrator as set forth in claim 7 wherein ~~said~~ the delay circuit comprises:

a first flip-flop having an input ~~capable of~~ receiving ~~said~~ the first bus access request signal and an output coupled to ~~said~~ the comparator circuit that generates said time-delayed first bus access request signal;

a first inverter having an input ~~capable of~~ receiving the clock signal and an output coupled to a clock input of the first flip-flop;

a second flip-flop having an input ~~capable of~~ receiving ~~said~~ the second bus access request signal and an output coupled to ~~said~~ the comparator circuit that generates ~~said~~ the time-delayed second bus access request signal; and

a second inverter having an input ~~capable of~~ receiving the clock signal and an output coupled to a clock input of the second flip-flop.

9. (Currently Amended) A shared bus system comprising:

N bus devices capable of requesting access to a shared bus;

M tristate line drivers, each of ~~said~~ the M tristate line drivers having an input for receiving a logic bit from one of ~~said~~ the N bus devices and an output for outputting ~~said~~ the received logic bit to ~~said~~ the shared bus, wherein ~~said~~ each tristate line driver outputs ~~said~~ the received logic bit when a line driver enable signal associated with ~~said each~~ the respective tristate line driver is enabled and an output of ~~said~~ each tristate line driver is put into a high-impedance state when ~~said~~ the associated line driver enable signal is disabled;

a bus arbitrator operable to activate and de-activate ~~said~~ the M tristate line drivers, ~~said~~ the bus arbitrator comprising:

an input circuit capable of receiving a first bus access request signal from a first of ~~said~~ the N bus devices and a second bus access request signal from a second of ~~said~~ the N bus devices, the input circuit also capable of outputting the second bus access request signal when the first bus access request signal is not enabled and blocking the second bus access request signal when the first bus access request signal is enabled, the input circuit associated with a first delay;

a delay circuit capable of receiving ~~said~~ the first bus access request signal and generating therefrom a time-delayed first bus access request signal, the delay circuit also capable of receiving ~~said~~ the second bus access request signal and generating therefrom a time-delayed second bus access request signal, the delay circuit associated with a second delay; and

a comparator circuit capable of generating a first line driver enable signal only if both ~~of~~ ~~said~~ the first bus access request signal and ~~said~~ the time-delayed first bus access request

signal are enabled, the comparator circuit also capable of generating a second line driver enable signal only if both ~~of said~~ the second bus access request signal and ~~said~~ the time-delayed second bus access request signal are enabled, wherein the second delay delays low-to-high transitions in the line driver enable signals by no more than one-half of a clock cycle of a clock signal, ~~and~~

wherein the first delay delays high-to-low transitions in the second line driver enable signal by an amount less than the second delay but does not delay high-to-low transitions in the first line driver enable signal.

10. (Currently Amended) The shared bus system as set forth in claim 9 wherein ~~said~~ the comparator circuit:

disables ~~said~~ the first line driver enable signal if either ~~of said~~ the first bus access request signal ~~and said~~ or the time-delayed first bus access request signal is disabled; and

disables ~~said~~ the second line driver enable signal if either of ~~said~~ the second bus access request signal ~~and said~~ or the time-delayed second bus access request signal is disabled.

11. (Currently Amended) The shared bus system as set forth in claim 10 wherein the second delay of ~~said~~ the delay circuit is greater than a maximum de-activation delay period associated with ~~said~~ the tri-state line drivers.

12. (Currently Amended) The shared bus system as set forth in claim 11 wherein ~~said~~ the comparator circuit comprises:

a first AND gate having a first input for receiving ~~said~~ the first bus access request signal and a second input for receiving ~~said~~ the time-delayed first bus access request signal; and

a second AND gate having a first input for receiving ~~said~~ the second bus access request signal and a second input for receiving ~~said~~ the time-delayed second bus access request signal.

13. (Currently Amended) The shared bus system as set forth in claim 11 wherein ~~said~~ the delay circuit is an asynchronous delay circuit.

14. (Currently Amended) The shared bus system as set forth in claim 13 wherein ~~said~~ the delay circuit comprises:

a first set of an even number of inverters connected in series, wherein a first ~~of said inverters~~ inverter in the first set receives ~~said~~ the first bus access request signal and a last ~~of said inverters~~ inverter in the first set generates ~~said~~ the time-delayed first bus access request signal; and

a second set of an even number of inverters connected in series, wherein a first ~~of said~~ inverter in the second set receives ~~said~~ the second bus access request signal and a last ~~of said inverters~~ inverter in the second set generates ~~said~~ the time-delayed second bus access request signal.

15. (Currently Amended) The shared bus system as set forth in claim 11 wherein ~~said~~ the delay circuit is a synchronous delay circuit.

16. (Currently Amended) The shared bus system as set forth in claim 15 wherein ~~said~~ the delay circuit comprises:

a first flip-flop having an input capable of receiving ~~said~~ the first bus access request signal and an output coupled to ~~said~~ the comparator circuit that generates ~~said~~ the time-delayed first bus access request signal;

a first inverter having an input capable of receiving the clock signal and an output coupled to a clock input of the first flip-flop;

a second flip-flop having an input capable of receiving ~~said~~ the second bus access request signal and an output coupled to ~~said~~ the comparator circuit that generates ~~said~~ the time-delayed second bus access request signal; and

a second inverter having an input capable of receiving the clock signal and an output coupled to a clock input of the second flip-flop.

17. (Previously Presented) For use in a shared bus system comprising N bus devices capable of requesting access to a shared bus, a method for activating and de-activating a plurality of tristate line drivers coupled between the shared bus and the N bus devices, the method comprising the steps of:

receiving a first bus access request signal from a first of the bus devices;

receiving a second bus access request signal from a second of the bus devices;

blocking the second bus access request signal when the first bus access request signal is enabled, the blocking step associated with a first delay;

generating from the first bus access request signal a time-delayed first bus access request signal and generating from the second bus access request signal a time-delayed second bus access request signal, the generating step associated with a second delay;

comparing the first bus access request signal and the time-delayed first bus access request signal and generating a first line driver enable signal only if both of the first bus access request signal and the time-delayed first bus access request signal are enabled; and

comparing the second bus access request signal and the time-delayed second bus access request signal and generating a second line driver enable signal only if both of the second bus access request signal and the time-delayed second bus access request signal are enabled,

wherein the second delay delays low-to-high transitions in the line driver enable signals by no more than one-half of a clock cycle of a clock signal, and

wherein the first delay delays high-to-low transitions in the second line driver enable signal by an amount less than the second delay but does not delay high-to-low transitions in the first line driver enable signal.

18. (Previously Presented) The method as set forth in claim 17 further comprising the steps of:
disabling the first line driver enable signal if either of the first bus access request signal and the time-delayed first bus access request signal is disabled; and
disabling the second line driver enable signal if either of the second bus access request signal and the time-delayed second bus access request signal is disabled.
19. (Previously Presented) The method as set forth in claim 18 wherein the second delay is greater than a maximum de-activation delay period associated with the plurality of tri-state line drivers.
20. (Previously Presented) The method as set forth in claim 19 wherein the comparing steps comprise using a comparator circuit, the comparator circuit comprising:
a first AND gate having a first input for receiving the first bus access request signal and a second input for receiving the time-delayed first bus access request signal; and
a second AND gate having a first input for receiving the second bus access request signal and a second input for receiving the time-delayed second bus access request signal.

21. (Previously Presented) The bus arbitrator of Claim 1, wherein the input circuit comprises:
- an inverter capable of receiving and inverting the first bus access request signal; and
 - an AND gate capable of receiving the inverted first bus access request signal and the second bus access request signal, the AND gate also capable of outputting the second bus access request signal when the first bus access request signal is not enabled and blocking the second bus access request signal when the first bus access request signal is enabled.